Abstract− An associative memory is an essential building block for high-level networks for cognitive or brain-like computing. In this paper we consider the problem of designing associative memories using nanoscale memristors. Until now, memristors have been exploited solely as a synapse in neural networks. Our approach is novel because it exploits the analog, timedependent properties of memristors, resulting in more efficient and simpler designs. We have designed two complementary evolutionary frameworks for the automated discovery of circuits. The memristor-based circuits are evaluated using ngspice. Our best circuit only uses three memristors for a fully functional associative memory of two inputs. HP has demonstrated practical memristors working at 3nm x 3nm sizes in terms of area. At these densities our associative memory could easily rival even the current sub-25 nm flash memory technology.
I. INTRODUCTION
An associative memory has the ability to associate different memories to specific events. Such memories form an integral part of cognition in all life forms, including humans [1] . This ability allows the brain to react or adapt to external stimuli based on past experiences. The famous Pavlov experiments [2] are a good example of associative memory: Pavlov observed during that if a particular stimulus in the dog's surroundings was present when the dog was presented with meat powder, this stimulus would become associated with food and cause salivation on its own. Application areas for associative memories are numerous such as the "identification and control (vehicle control, process control), game--playing and decision making (backgammon, chess, racing), pattern recognition (radar systems, face identification, object recognition, etc.), sequence recognition (gesture, speech, handwritten text recognition), medical diagnosis, financial applications, data mining (or knowledge discovery in databases, "KDD"), visualization and e--mail spam filtering" [3] .
The implementation of associative memories is a challenging problem in artificial vision, image recognition, and other intelligent and adaptive computing areas. This challenge has previously been addressed in many different ways, such as for example by modelling artificial neural networks using traditional components such as resistors, capacitors, operational amplifiers, including voltage and current sources, as shown in [4] . However, this traditional approach lacks scalability. We are interested to explore denser designs with novel nano--scale components that bypass the scalability hurdle with their inherently small form factors and with new properties. The device of choice for our investigation is a memristor. HP has demonstrated practical memristors working at 3nm x 3nm sizes [5] . Memristors are passive, nonlinear two--terminal circuit elements in which the resistance is a function of both the magnitude and polarity of the applied voltage and the duration for which it was applied [6] . This resistance change spans a continuous range of values, and can thus be used to perform "analog" computation. For this paper, we hypothesized that associative memories exploiting the non--linear and time--dependent properties of memristors will be more efficient than associative memories built traditionally, e.g., by using neural networks. The results presented in this paper confirm this hypothesis.
Previously, memristors have been explored solely as a synapse in neural networks, such as in [7] , thus effectively working as an on/off switches. Our approach demonstrates that the addition of inherently non--linear memristor characteristics to the set of active and passive components for neuromorphic designs can lead to more area--efficient associative memory designs.
The paper is organized as follows: section II, highlights our design methodology. The results are presented in section III. Section IV contains a discussion and concludes the paper.
II. EVOLUTIONARY FRAMEWORKS In the next two sections we will present two complementary approaches for circuit evolution using memristors. The first approach is based on Genetic programming (GP) while the second approach is graph--based and uses a more traditional Genetic Algorithm (GA). Both these approaches are variants of evolutionary algorithms and each of them has pros and cons. GP is simple to implement and since our framework is in C++, the classes can easily be extended or ported. The optimum node size is decided within the framework and has no hard bound limits. The only downside is that the parameterized choices related to the algorithm (e.g., population/offspring size, mutation rates, replacement and reinsertion policies, and fitness functions) are design specific and can only be determined experimentally. This translates into a number of exploratory simulations for fine tuning of each specific experiment. In the traditional GA approach, the individual populations are represented using strings of zeros and ones. As opposed to the traditional GA approach, the graph based approach adopted from [11] , is based on a circuit representation using an undirected bi--connected multi graph. This new encoding scheme as discussed in [11] and involves changing topology as well as component values, which are key elements to achieve complexity and unique analog circuit behavior. This graph--based approach does not require complex mapping instructions. In our approach we have modified the template structure to evolve two input circuits what can be easily extended for more inputs.
A. The Genetic Programming Approach
The Genetic Programming (GP) approach ordinarily has a tree type data structure for each individual. Therefore, a mapping was established in order to apply GP for evolving closed circuits. Koza et al. [8] discuss this mapping along with seven preparatory steps for circuit evolution at length. We have built our framework based on the ParadisEO metaheuristics framework [9] , which provides a set of C++ classes. Initially, a population of candidate circuits is created with a few randomly selected, randomly connected electrical components. These randomly chosen components are placed in a variable portion of an otherwise invariant embryonic circuit. In order to map a random tree to a sub--circuit, the component nodes add a component and the function nodes, manipulate the incoming connections. This is shown in Figure 1 . Figure 1 : An embryo circuit and a randomly generated tree is mapped into a fully developed circuit. The fitness of individuals in this random population is evaluated by translating each individual into an equivalent SPICE netlist. We simulate their behavior using ngspice--v20 [10] , and compare the performance with our desired function and determine the fitness of each individual. The evaluated population is then ranked by the fitness of its individuals. If the stopping criterion (i.e., number of generations in our case) is not met, each individual undergoes a mutation with a probability defined by certain parameters to evolve into an offspring.
There are 13 possible mutations built into the framework. A subset of 8 mutations comes from [8] . The following 5 mutations were added by the authors to improve the quality of the circuits: 1) Branch mutation: Picks a random branch and replaces it by a newly generated branch. 2) Point mutation: Picks a non--terminal random node and mutates it into a new randomly chosen node. 3) Hoist mutation: Picks a random non--terminal node and makes the node and its sub--trees the main tree. 4) Collapse mutation: Picks up a random non--terminal node and collapses its sub--trees. 5) Expansion mutation: Generates a new tree and replaces a randomly chosen terminal node in the original tree as a sub--tree. These additional mutations were inspired by the mutation function in the genetic algorithm community, see e.g., [11] for more details. A plus--replacement population--updating method is used, in which the best individuals from the parents and the off--springs become the new population. For all results reported, no cross--over was used and populations had a size of N=100. B. The Graph--Based Approach
In the second approach, circuits are represented using undirected bi--connected multi--graph [11] . Figure 2 shows the circuit connectivity using an adjacency matrix and corresponding component names and values are stored in a cell array, which we call the value matrix. Circuits are evolved around a fixed template circuit structure for meaningful circuit evolution. Various circuit evolution steps and mutation functions used are discussed in detail in [11] . The framework is written in MATLAB and ngspice--v20 [10] , is used for circuit evaluation. (Middle) The circuit connectivity is represented using adjacency matrix together with a value matrix [11] . (Right) The circuit evolved between the Vin and Vout nodes of the template circuit. The graph--based approach involves the following steps [11] : (1) Initial circuit population generation phase. An initial population of circuits is generated. The individual circuit evolution consists of the following steps: i.
Initially, random nodes are added between the template circuits' inputs and outputs.
ii.
Random edges are then added between these nodes. Each edge is assigned a type and a value from a pool of components. iii.
The circuit connectivity is verified using the bi--connectivity theorem as explained in [11, 14] . (2) Evaluation phase. All circuits are ranked based on the fitness. Mutation and selection follow the evaluation step. The process described above is repeated until the desired functionality (target function) is obtained.
C. Initial Experiments and Methodology
In this section, we will describe initial experiments performed with our frameworks and the methodology. For both approaches, the SPICE memristor model from [12] was used.
To validate our frameworks, we performed a simple initial experiment and tried to evolve the equivalent circuit for a Hodgkin--Huxley model for a potassium channel in a neuron, similar to that presented in [13] . Standard active and passive components (like resistors, capacitors, inductors, MOSFETS and diodes) were used. Figure 3 shows the best evolved circuit while Figure  4 shows the circuits' transient simulation against the target neuron response function. We observed that adding memristors was not useful and did not simplify the circuit model for this particular application.
Next, we tried to evolve the associative memory as described in the introduction. Our objective was to evolve simple memristor--based networks that have the potential to replace the conventional artificial neural networks used for associative memories. This four-phase associative memory is then encoded into a curve-fitted target response as shown in Figure 5a . Each randomly generated design is run through ngspice and the output (as shown in Figure 5b ) is matched against the target.
The square error is then determined across all data points. To determine the range of the squared error for normalizing the fitness function, we take the 25 initial evolutionary runs. In addition, there is a small cost associated with the size of the circuit netlist. The size is normalized by the maximum number of allowed components in the network, i.e., 200 in our case.
The final fitness is calculated as in (1).
Here, w is the weight between the cost and the squared error. A typical value used in our experiments is 0.5. Both squared error and size are normalized as stated above. Thus, the objective of the entire evolution is set to minimize the fitness. Hence, the closer an individual evaluates to zero, the closer it is in reducing the error and circuit size.
III. RESULTS
By using the methodology outlined in the previous section, we have evolved simple associative memories. We have furthermore explored the trade--off between the size and the performance of the circuits. Figure 6 shows the evolution of the best fitness values averaged over 10 evolutionary runs. The error bars represent the standard error. Typical runs showed convergence to stable fitness values within about 3,000 evolutionary generations. with standard error plotted every 500 th generation. Our best evolved circuit only used as few as three memristors connected as shown in Figure 7a . The ideal associative memory response from this circuit can be seen in Figure 7b . Memristors evidently simplified the design of associative memories significantly from the micro--controller based neural model presented in [7] . However, in the case of the best evolved circuits response presented in Figure 7b , for phase I, one can see that the output C contains some noise. Some noise is both anticipated and tolerated in analog designs as both inputs and outputs are coupled through passive devices. The definition of acceptable noise level is ultimately a design choice. By varying the cost associated with the circuit size, the framework can be tuned to give more accurate results or lower noise levels vs. smaller designs. Table 1 presents fitness values for various experiments with different size--accuracy trade--offs, highlighting the importance of the cost parameter. As we increase the cost constraint, the framework starts reducing the component count (see size and component count columns) with some loss of accuracy (see the squared error column). The associated result for each experiment is shown in Figures 8a and 8b and 7b respectively. IV. CONCLUSION In this paper we have presented two efficient methods for designing memristor--based associative memories. The detailed methodology along with circuit evolution statistics was described. One of the framework parameters, w, allows designers to explore trade--off between smaller circuits and less noise. HP has demonstrated practical memristors working at 3nm x 3nm sizes. At these densities our associative memory could easily rival even the current sub--25nm flash memory technology in terms of area. In the absence of a solid design methodology, we believe that automated circuit discovery is a promising tool for memristor--based circuits. Our results show that we can efficiently implement complex functions with few components.
The evolved circuit can be used as a building block for more complicated systems. For example, associative memories can be used as a building block for hierarchical learning systems [3] . The framework could thus be fed the evolved designs from Figures  7  and  8 as sub--circuits in order to model higher level systems. Future work will focus on extending the framework to evolve temporal associative memories and other neuromorphic circuits.
